



OPEN ACCESS

APPROVED BY
Frontiers Editorial Office,
Frontiers Media SA, Switzerland

*CORRESPONDENCE
Frontiers Production Office
✉ production.office@frontiersin.org

RECEIVED 09 December 2025
ACCEPTED 09 December 2025
PUBLISHED 08 January 2026

CITATION
Frontiers Production Office (2026) Correction:
Processor simulation as a tool for
performance engineering.
Front. High Perform. Comput. 3:1763887.
doi: 10.3389/fhpcp.2025.1763887

COPYRIGHT
© 2026 Frontiers Production Office. This is an
open-access article distributed under the
terms of the [Creative Commons Attribution
License \(CC BY\)](#). The use, distribution or
reproduction in other forums is permitted,
provided the original author(s) and the
copyright owner(s) are credited and that the
original publication in this journal is cited, in
accordance with accepted academic practice.
No use, distribution or reproduction is
permitted which does not comply with these
terms.

Correction: Processor simulation as a tool for performance engineering

Frontiers Production Office*

Frontiers Media SA, Lausanne, Switzerland

KEYWORDS

high-performance computing (HPC), processor architectures, instruction set
extensions, vector instructions, Arm's Scalable Vector Extension (SVE), RISC-V's
RVV, performance counters, performance profiles

A Correction on

Processor simulation as a tool for performance engineering

by Falquez, C., Long, S., Ho, N., Suarez, E., and Pleiter, D. (2025). *Front. High Perform. Comput.*
3:1669101. doi: 10.3389/fhpcp.2025.1669101

Author Estela Suarez was erroneously assigned to affiliation “SiPEARL, Maisons-Laffitte, France”. This affiliation has now been removed for author Estela Suarez.

The conflict of interest statement has been corrected to: The author(s) declared that this work was conducted in the absence of any commercial or financial relationships that could be construed as a potential conflict of interest.

The original version of this article has been updated.